[D] interview question: DFF setup/hold time

I recommend a good article talking about the setup time and hold time issue in transistor level.

The setup time is determined by one TG and two inverters;

The hold time is determined by the first TG, because there is a time consuming for turning on/off the TG.

Advertisements
This entry was posted in Uncategorized. Bookmark the permalink.

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Google photo

You are commenting using your Google account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s